

FIG. 1A (PRIOR ART)




FIG. 1B (PRIOR ART)






FIG. 2



The schematic diagram illustrates a pixel circuit array. A power supply circuit provides voltage \$V_S\$ to a common source line 11. The array consists of rows labeled COM₁, COM₂, ..., COM_n and columns labeled SEG₁, SEG₂, ..., SEG_{m-1}, SEG_m. Each row contains a series of switches SW_{S1}, SW_{S2}, ..., SW_{Sm-1}, SW_{Sm} connected to the common source line 11. A drive control circuit 10 receives data signals and controls switches SW_{C1}, SW_{C2}, ..., SW_{Cn-1}, SW_{Cn} which are connected to a gate line 20. The gate line 20 also carries a voltage V_G and a signal V_C. Each intersection of a row and column contains a pixel element PE_{i,j} (e.g., PE_{1,1}, PE_{2,1}, ..., PE_{m,n}). Each pixel element includes a resistor R_{i,j} (e.g., R_{1,1}, R_{2,1}, ..., R_{m,n}) and a current source I_{c,i,j} (e.g., I_{c1,1}, I_{c2,1}, ..., I_{c,m,n}). The current source I_{c,i,j} is controlled by a signal ΔV₁₁. The output of each pixel element is connected to a common drain line 30.

FIG. 4



F-02ED0171

FIG. 6

